

1

**REMARKS**

2 These remarks follow the order of the paragraphs of the office action. Relevant portions of the  
3 office action are shown indented and italicized. Claims 1-21 remain in the application. Claims 1,  
4 2, 4, 7, 9, 10, 18, 19, 20 and 21 are amended herewith.

5 Applicants' representative wishes to express gratitude for the Examiner's advice to bring this  
6 application to allowance.

7 **DETAILED ACTION**

8 ***Response to Arguments***

9 *1. Per the drawings, Fig. 2, element 270 should be labeled "170" based on the  
10 specification, page 6, line 22. Fig. 4 also has a conflicting label "170". In the Fig. 3.  
11 "USER SPACE" does not have a corresponding numeric label (pg. 8, third paragraph  
12 indicates it should be referenced as "90") Fig. 5, the PLB is no numeric labeled (pg. 15,  
13 third paragraph indicates (should be referenced as "390").*

14 In response, the applicants respectfully state that the Figures 2, 3 4 and 5 are amended and a  
15 complete set of drawings is provided herewith.

16 The specification is amended to reflect that the 'i cache' is labeled 175.

17 *2. The objection to the specification has been withdrawn.*

18 *3. Applicant's arguments filed 11/17/2006, with respect to the 35 U.S.C. §112 rejections  
19 have been fully considered and are persuasive. The 35 U.S.C. § 112 rejections of claims  
20 I-20 has been withdrawn.*

21 In response, the applicants respectfully state their appreciation for the withdrawal of the  
22 objections under 35 U.S.C. § 112.

23 *4. Applicant's arguments filed 11/17/2006 with respect to the 33 U.S.C. §101 rejections  
24 of claims 1-8 have been fully considered but they are not persuasive. The limitations for*

1       *claim 1 can be purely functional descriptive material, per se, and do not require*  
2       *associated hardware. This is nonstatutory per MPEP 2106.01*

3       In response, the applicants respectfully state that claim 1 is amended to specifically include  
4       hardware. This overcomes the rejection under 33 U.S.C. §101, and claim becomes allowable.

5       *The arguments for 35 U.S.C. §101 rejections of claims 17-19 have been fully considered*  
6       *and are persuasive. The corresponding rejections are hereby withdrawn.*

7       *5. It is noted that applicant will file a terminal disclaimer to vacate the double patenting*  
8       *rejection. The double patenting rejection will be maintained herein, until the terminal*  
9       *disclaimer is filed and approved.*

10      In response, the applicants respectfully state that applicants plan to file a terminal disclaimer once  
11      allowable subject matter is identified.

12      *6. Applicant's arguments filed 11/17/2006 with respect to the prior art have been fully*  
13      *considered but they are not persuasive. Examiner rebuttal is detailed below.*

14      Applicant argues against the equivalence of "multistream data packet transfer" cited by  
15      the prior art to Yee at al (Yee) and the claim language "controlling data flow" between  
16      processing systems (pg. 16 lines 11-13 of Remarks). Examiner does not agree since  
17      "controlling data flow" simply refers to handling how a data is transmitted from one  
18      destination to another. Yee anticipates this, where data streams (by definition being data  
19      flows) are controlled by an interface controller (Fig 1, element 116) directing the data  
20      streams from a memory (Fig. 1) element 106, to processors (Fig. 1, elements 110 or 112).  
21      Column 3, lines 40-50 and Column 4, lines 20-45 further disclose the user of descriptors  
22      which assist the interface controller in knowing where the next set of data is, the size of  
23      of the data, the size of data left to transfer, etc.

24      Applicant next argues that "descriptor logic" is not used in the same sense as the claims  
25      and as described in the specification (pg. 17, lines 22-27 of Remarks). Examiner does not  
26      agree.

27      First, the claims are silent as to the details of the structure of the descriptor logic. Any  
28      hardware/software structural configuration can read on the "descriptor logic". Turning  
29      to the specification, there is little more detail to descriptor logic, only that it "generates  
30      and modify the descriptors according to control measures to be taken" (pg. 26, lines  
31      6-13). Yee meets the above by showing various descriptor logic in Fig. 3, portions of the  
32      descriptor logic dealing with creation and use (Fig. 3, element 150). Applicant next  
33      argues that Yee uses similar wording as the claims, however Yee is intended for a  
34      different context (pg. 18, Lines 19-23) and that "descriptor logic" is used in a different  
35      sense in Yee. Examiner does not agree, the metes and bounds of the current set of claim  
36      language encompasses Yee in scope. Examiner recommends additional claim language to  
37      limit the context of the claims to that of what Applicant intends.

1       Applicant next argues for claims 3 and 13 that Yee is not concerned with descriptor  
2       logic in the same sense as the instant application. Examiner reappplies his previous  
3       rebuttal above, on this matter.

4       In response, the applicants respectfully state that they stand by their previous arguments.

5       However, claims are amended herein to bring the application to allowance quickly.

6       *7. Applicant's arguments, filed 11/17/2006, with respect to the 35 U.S.C. 103(a)  
7       rejection of claims 4-6, 13 and 14 have been fully considered and are persuasive. The 35  
8       U.S.C. 103(a) of claims 4-6, 13 and 14 has been withdrawn.*

9       In response, the applicants respectfully state their appreciation for the withdrawal of the

10      objections under 35 U.S.C. 103(a).

### **Drawings**

11      *8. The drawings are objected to because Fig. 2, element 270 should be labeled "170"  
12      based on the specification, page 6, line 22. Fig. 4 also has a conflicting label "170". In  
13      the Fig. 3, "USER SPACE" does not have a corresponding numeric label (pg. 8, third  
14      paragraph indicates it should be referenced as "90"). Fig. 5, the PLB is no numeric  
15      labeled (pg. 15, third paragraph indicates it should be referenced as "390"). Corrected  
16      drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office  
17      action to avoid abandonment of the application.*

18      *Any amended replacement drawing sheet should include all of the figures appearing on  
19      the immediate prior version of the sheet, even if only one figure is being amended. The  
20      figure or figure number of an amended drawing should not be labeled as "amended." If  
21      a drawing figure is to be canceled, the appropriate figure must be removed from the  
22      replacement sheet, and where necessary, the remaining figures must be renumbered and  
23      appropriate changes made to the brief description of the several views of the drawings  
24      for consistency. Additional replacement sheets may be necessary to show the  
25      renumbering of the remaining figures. Each drawing sheet submitted after the filing date  
26      of an application must be labeled in the top margin as either "Replacement Sheet" or  
27      "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the  
28      examiner, the applicant will be notified and informed of any required corrective action in  
29      the next Office action. The objection to the drawings will not be held in abeyance.*

30       In response, the applicants respectfully state that the Figures 2, 3 4 and 5 are amended and a  
31       complete set of drawings is provided herewith.

### **Claim Objections**

32      *9. Claim 18 objected to because of the following informalities: the claims should be  
33      clarified as follows: in line 13, after the terms "data processing system", insert ", the*

*data processing system". This clarifies the antecedent basis related to the ensuing term "comprising".*

4 In response, the applicants respectfully state that claim 18 is amended to overcome the objection.

### ***Claim Rejections -35 USC § 101***

*10. 35 U.S.C. 101 reads as follows: Whoever invents or discovers any new and useful process, machine, composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.*

*11. Claims 1-8 are rejected under 35 U.S.C. 101 because the claims are not limited to tangible embodiments. Claim 1 purport to be an apparatus, however there are no hardware limitations describing the apparatus. The added limitation to computer readable medium can also not be hardware based. A descriptor logic, pointer descriptor and descriptor table are used by the apparatus but not part of the claim apparatus. They can purely be functional descriptive material, per se, and do not require associated hardware according to claim 1. Claims 2-8 are rejected based on being dependent on a rejected base claim.*

17 In response, the applicants respectfully state that claim 1 is amended to specifically state that it is  
18 comprised of hardware.

## *Double Patenting*

12. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

*A timely filed terminal disclaimer in compliance with 37 CFR 3.32(f) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be*

1       *commonly owned with this application, or claims an invention made as a result of  
2       activities undertaken within the scope of a joint research agreement.*

3       *Effective January 1, 1994, a registered attorney or agent of record may sign a terminal  
4       disclaimer. A terminal disclaimer signed by the assignee must frilly comply with 37 CFR  
5       3.73(b).*

6       *13. Claims 1-21 are provisionally rejected on the ground of nonstatutory  
7       obviousness-type double patenting as being unpatentable over claims 1-20 of copending  
8       Application No. 10/619960 based on reasons stated in the previous Office Action.*

9       *This is a provisional obviousness-type double patenting rejection.*

10      In response, the applicants respectfully state that applicants plan to file a terminal disclaimer once  
11     allowable subject matter is identified.

12                          ***Claim Rejections - 35 USC § 102***

13       *14. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that  
14       form the basis for the rejections under this section made in this Office action: A person  
15       shall be entitled to a patent unless- (e) the invention was described in (1) an application  
16       for patent, published under section 122(b), by another filed in the United States before  
17       the invention by the applicant for patent or (2) a patent granted on an application for  
18       patent by another filed in the United States before the invention by the applicant for  
19       patent, except that an international application filed under the treaty defined in section  
20       351(a) shall have the effects for purposes of this sub-subsection of an application filed in  
21       the United States only if the international application designated the United States and  
22       was published under Article 21(2) of such treaty in the English language.*

23       *15. Claims 1,2,7-11 and 15-20 are rejected under 35 U.S.C. 102(e) as being anticipated  
24       by US Pat. No. 6,466,581 to Yee et al. (Yee).*

25      In response, the applicant respectfully states that exception is taken with the equivalencies of  
26     Claims 1,2,7-11 and 15-20 and Yee. The claims are apparently not anticipated by Yee. The  
27     present invention, claimed in Claims 1,2,7-11 and 15-20, provides:

28       “Apparatus, methods and systems for controlling data flow between data processing  
29       systems. In an example embodiment, the apparatus includes descriptor logic for generating  
30       a plurality of descriptors including a frame descriptor defining a data packet to be  
31       communicated between a location in the memory and a data processing system, and a  
32       pointer descriptor identifying the location in the memory. The apparatus also includes a

1 descriptor table for storing descriptors generated by the descriptor logic for access by the  
2 data processing systems.

3 Whereas, the cited art to Yee, US Patent 6,466,581, filed: August 3, 1998, is entitled:  
4 "Multistream data packet transfer apparatus and method". The abstract reads : "A multistream  
5 data packet transfer apparatus and method receives data for at least one stream of multistream  
6 data from multiple fragments of memory, over a bus from a first processor. The first processor  
7 stores multistream data in the fragmented memory. An interface controller, such as any suitable  
8 logic and /or software, evaluates the received data to determine which received data is usable data  
9 for a second processor. A data packer removes unusable data and packs the usable data in fixed  
10 sized units to form a data packet for the second processor. The data packer packs data received  
11 from different fragments of memory as a single packet for use by a DSP requesting the  
12 information ".

13 Thus, Yee is concerned with multistream data packet transfer not with controlling data flow  
14 between data processing systems. Thus Claims 1,2,7-11 and 15-20 are not anticipated by Yee  
15 and should be allowable over Yee. However, claim 1 and all other independent claims are  
16 amended to bring the application to allowance quickly.

17 *16. Per claim 1. Yee discloses an apparatus (Fig. 1 is a multistream data packet  
18 transfer apparatus; Column 3 lines 20-35 describe the apparatus in .short) comprising:  
19 descriptor logic (Fig 3 shows various logic elements that directly deal with creation and  
20 use; Fig. 3, element 150, for instance contains descriptors describing location of  
descriptor table and size of data needed: Fig. 3 element 106 contains descriptor table  
22 containing various descriptor entries) on a computer readable medium (Fig. 3, element  
23 122), said apparatus for controlling flow of data (descriptors control how "data  
24 streams" are utilized in multimedia processing in the apparatus of Fig. 1; The "data  
25 streams" are by definition "flows of data" used in real-time multimedia applications. The  
26 descriptors in Yee control how the data streams are processed; Fig 4 is an illustration  
27 how data streams are controlled via descriptors) between first and second data  
28 processing systems (Fig. 1, descriptor logic elements 100 and 106 contra/flow of data  
29 between host system CPU, element 104 and DSP's. elements 110 and 112; the host CPU  
30 is representative of the first data processing system and the DSPs are representative of  
31 the second data processing system), via a memory (Figs. 1 and 3, element 106 show the  
32 descriptors that control the flow of data being stored in system memory), said descriptor  
33 logic generating, a plurality of descriptors (Fig. 3, elements 150 and 107; Column 7,*

1       *lines 1+ disclose generating descriptors that tracks up to 32 active data streams)*  
2       *including a frame descriptor defining a data packet to be communicated between a*  
3       *location in the memory and the second data processing system (Fig. 3, elements 150;*  
4       *Column 3, lines 40-50 and Column 7, lines 33-40 disclose a descriptor that defines the*  
5       *size information of the data stream, the data stream being associated with a data packet,*  
6       *"For each stream, one register in the groups contains...the 'size of descriptor table"'; the*  
7       *descriptor table is in the memory, Fig. 3, element 106 and contains detailed information*  
8       *about each stream and how the DSP's should handle the stream, see Column 1, lines*  
9       *43-51. Note, nowhere in this limitation describes in any detail whatsoever what it means*  
10      *to define a data packet, i.e., it could be a partial definition or a full definition of all the*  
11      *details of a data packet or it can be simple a pointer to another location where the data*  
12      *packet is defined, etc.), a pointer descriptor identifying the location in memory (Fig. 3,*  
13      *elements 150; Column 3, lines 40-50, "...descriptor table address location"); and a*  
14      *descriptor table for storing on a computer readable medium, the descriptors generated*  
15      *by the descriptor logic for access by the first and second data processing systems (Fig. 3,*  
16      *element 107).*

17     In response, the applicants respectfully state that although applicants maintain their opinion  
18     regarding the cited art, claim 1 is amended to bring the application to allowance. Claim 1 as  
19     amended includes limitations of: wherein said apparatus employs Logical Communication Port  
20     architecture; wherein said Logical Communication Port architecture comprises LCP Clients, an  
21     LCP Manager resident in the kernel space, and at least one LCP Context resident in an adapter;  
22     and wherein an LCP client can be located in one of user application space and the kernel. Thus  
23     claim 1 and all claims that depend on claim 1 are allowable.

24       *17. Per claims 9,10,17-20, claim 1 is substantially similar to claims 9,10,17-20 and*  
25       *therefore the rejection is applied accordingly. Yee discloses an associated method with*  
26       *the apparatus of claim 1 (Figs. 4 and 6), as well as associated computer program*  
27       *product (Fig. 1), program storage device (Fig 3, element 122 and 106) and article of*  
28       *manufacture (Fig 1). Specifically for claim 9, Fig. 1 is construed to be the data processor*  
29       *unit of the preamble, the data communication interface is the bus between host CPU and*  
30       *DSP units. The PCI bus (Fig. 1, element 108) can communicate with multiple device that*  
31       *is attached to it, being construed here as the data communications network of the*  
32       *multiple devices.*

33     In response, the applicants respectfully state that although applicants maintain their opinion  
34     regarding the cited art, Claims 9, 10, 18, 19 and 20 is amended to bring the application to  
35     allowance. Claims 9, 10, 18, 19 and 20 as amended include limitations of: to employ Logical  
36     Communication Port architecture; wherein said Logical Communication Port architecture

- 1 comprises LCP Clients, an LCP Manager resident in the kernel space, and at least one LCP
- 2 Context resident in an adapter, and wherein an LCP client can be located in one of user
- 3 application space and the kernel. Thus Claims 9, 10, 18, 19 and 20 and all claims that depend on
- 4 Claims 9, 10, 18, 19 and 20 are allowable.

18. Per claims 2, 7, 11 and 15, Yee discloses claims 1 and 10, Yee further discloses using a Logical Communications Port architecture (LCP) is very generally defined on page 8, lines 18-26 as "...a framework for the interface between local consumers running on the host computer and adapter". It further goes onto using open-ended language as to suggest what LCPs could have; Yee discloses interfacing between a host and secondary DSP systems. e.g., the consumers and producers, via an controller adapter, element 100, meeting this general definition of LCP), and the descriptor table is stored in the first data processing system (Fig. 3, element 106 is system memory, by definition being the host CPU memory as shown in Fig. 1). The first data processing system comprises a host computer system (Fig. 1, element 104, host CPU).

15 In response, the applicants respectfully state that claims 2, and 7 are amended to be  
16 commensurate with claim 1. Claims 2, 7, 11 and 15 are allowable each for itself as stated  
17 previously and because each depends on an allowable claim.

19. Per claims 8 and 16, Yee discloses claims 1 and 10, Yee further discloses the second data processing system (Fig. 1, elements 110 and 112,) comprising a data communication interface (Fig. 1, buses 130 and 132) for communicating data between host computer (Fig. 1, element 104) and data communications network (Fig. 1, element 108.).

23 In response, the applicants respectfully state that claims 8, and 16 are allowable each for itself as  
24 stated previously, and because each depends on an allowable claim.

### **Claim Rejections - 35 USC § 103**

20. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

1        21. *The factual inquiries set forth in Graham v. John Deere Co., 383 U.S. 1, 148 USPQ  
2        459 (1966), that are applied for establishing a background for determining obviousness  
3        under 35 U.S.C. 103(a) are summarized as follows:*

- 4        1. *Determining the scope and contents of the prior art.*  
5        2. *Ascertaining the differences between the prior art and the claims at issue.*  
6        3. *Resolving the level of ordinary skill in the pertinent art.*  
7        4. *Considering objective evidence present in the application indicating obviousness or  
8        nonobviousness.*

9        22. *This application currently names joint inventors. In considering patentability of the  
10      claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the  
11      various claims was commonly owned at the time any inventions covered therein were  
12      made absent any evidence to the contrary. Applicant is advised of the obligation under  
13      37 CFR 1.56 to point out the inventor and invention dates of each claim that was not  
14      commonly owned at the time a later invention was made in order for the examiner to  
15      consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g)  
16      prior art under 35 U.S.C. 103(a).*

17        23. *Claims 3 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over  
18      Yee.*

19        *Yee discloses claims 1 and 10 of which claims 3 and 12 depend. Yee further discloses  
20      descriptor tables being accessible by the second processing system (Fig. 4, descriptors let  
21      DSP access data streams for processing). Yee does not disclose expressly the descriptor  
22      table being stored in the second processing system.*

23        *At the time of the invention it would have been obvious to a person of ordinary skill in  
24      the art to implement the descriptor tables in the second processing system, where the  
25      DSP units (Fig. 3, elements 110 and 112) are located.*

26        *The suggestion/motivation for doing so would have been a matter of design choice. Yee  
27      has the host processor generate the descriptor tables (Fig. 4, element 200), so the host  
28      system memory (Fig. 3, element 106) would logically be used to store the descriptor  
29      tables, which Yee does (Fig. 3, element 107). However, the tradeoff here is the increased  
30      latency subjected to the DSP units in reading from the descriptor tables, having to  
31      traverse multiple interfaces (Fig. 3, PCI bus, at minimum, must be arbitrated for to get  
32      access to Descriptor Tables.). If the host processor stored the descriptor tables in a  
33      memory directly connected to DSP units, the latency to access the descriptor tables by  
34      the DSP units would be significantly reduced, with the tradeoff here being host write of  
35      descriptor tables being slower. Therefore, it would have been obvious to implement the  
36      descriptor tables on the second data processing system for faster access by the DSP  
37      units.*

38        In response, the applicants respectfully state that claims 3, and 12 are allowable each for itself as  
39        stated previously, and because each depends on an allowable claim.

1 It is anticipated that this amendment brings claims 1-21 to allowance. If any questions remain,  
2 please contact the undersigned representative.

3 Please charge any fee necessary to enter this paper to deposit account 50-0510.

4 Respectfully submitted,

5 By: \_\_\_\_\_ /Louis Herzberg/  
6 Dr. Louis P. Herzberg  
7 Reg. No. 41,500  
8 Voice Tel. (845) 352-3194  
9 Fax. (845) 352-3194  
10 3 Cloverdale Lane  
11 Monsey, NY 10592  
12 Customer Number: 54856